ADRES is a processor architecture designed for next-generation mobile terminals. ADRES processors combine excellent power efficiency, performance, and flexibility. Through an XML template, designers can create the ADRES processor instance that is best suited for their applications. Applications for ADRES processors can be completely programmed in a high-level programming language (C).

**ADRES PROCESSOR**

**MOBILE MULTIMEDIA: MULTI-MODE SCENES CALL FOR PROGRAMMABLE PLATFORMS**

Tomorrow’s mobile companion should offer the user a variety of multimedia-services, with broadband wireless connectivity in many different environments. Indeed the ‘any-thing, any-time, any-where’ concept calls for multi-mode support both at the services and at the radio level. Programmable platforms hosting embedded processors can provide low cost yet very flexible solutions to realize this paradigm.

For this purpose, imec has made the ADRES (architecture for dynamically reconfigurable embedded systems) processor. The architecture achieves a high performance through the combined exploitation of different classes of parallelism, while being thoroughly optimized to meet energy consumption constraints of battery-powered devices. It comes with a tool suite that enables efficient exploration, C-compilation, and parallelization. The architecture can be tuned to meet both multimedia applications and (wireless) communication requirements.

**ADRES ARCHITECTURE TEMPLATE: FINE-TUNE THE INSTANCE TO FIT YOUR NEEDS**

ADRES (architecture for dynamically reconfigurable embedded systems) is a flexible high-performance architecture template for low-power embedded applications. It consists of a tightly coupled very long instruction word (VLIW) processor and a coarse-grained reconfigurable array (see figure 1). ADRES is a flexible template to generate concrete instances. Together with a retargetable simulator and ANSI-C compiler, this tool chain allows architecture exploration and development of application-domain specific processors.

**Key features**

- High performance thanks to multiple levels of parallelism:
  - Instruction-level parallelism
  - Multi-threading support
  - Vector instructions support
- Extremely low power by avoiding central components and through optimization of functional units, and data and instruction memory
- C-programmable

**A PROVEN SOLUTION FOR NEXT GENERATION WIRELESS**

A first-generation ADRES processor has been designed in 90nm CMOS, and integrated on a reconfigurable radio platform chip. This chip has been successfully integrated in a wireless prototype, as shown in figure 2. The technology has been validated, and power measurements were performed in various transmission and reception scenarios, which confirmed the simulated results.
NEW ADRES GENERATIONS SHRINK TO ≤ 40nm CMOS, GROW IN PERFORMANCE/ENERGY

Addressing the need for higher performance and better energy efficiency in future wireless connectivity, imec has created new generations of ADRES processors. Indeed the DSP requirements in wireless systems are growing drastically due to the increasing datarates to be supported (up to Gbit/s) and the growing complexity of the transmission schemes (especially to support MIMO (Multiple-Input Multiple-Output) systems with ever more antennas). In order to upgrade the performance, ADRES has been extended with multi-threading features and parallelization tool support. Many different optimizations have lead to a 3X better energy efficiency. Extensions to very wide SIMD will further improve the performance/power. A dedicated instruction set results in an instance particularly suited for 4G radios.

While ADRES is up-scaled for the next generation of applications, it is down-scaled to the next generation of CMOS technologies. The architecture has been adapted to exploit the benefits of newer technologies while avoiding the drawbacks (e.g. by reducing the interconnects). A 'virtual silicon prototype' proves that high performance is reached with very nice area and power (see Figure 3).

TOOL SUITE SUPPORTS EFFICIENT EXPLORATION, COMPILED AND PARALLELIZATION

ADRES is supported by the DRESC tool suite (see figure 4), which includes:

- An XML architecture template, to describe the specific hardware instance of ADRES chosen by the designer. The designer can fully select the VLIW and CGA matrix configuration; including the array-matrix size, the functional units (FU), the type of FU connectivity, either local data or instruction registers, ...
- C-code input for the algorithm that needs to be compiled
- Compiled machine code for execution on the ADRES processor
- A simulator for cycle-accurate simulation
- A synthesizable VHDL file for ASIC design

Recently, the DRESC compiler has been coupled to the MPA (Multi-Processor Assist) tool. MPA helps to explore and implement parallelization on task-level, and support the multi-threading extension of ADRES.

AVAILABLE FOR TRANSFER, PARTNERING FOR THE NEXT-GENERATION ADRES

Imec licenses the mature ADRES processor IP to industry in a package including:
- ADRES/DRESC development framework
- Exemplary architecture (including VHDL) and reference C-code
- Documentation
- Training and support (including tutorial & hands-on workshop, follow-up via remote Q&A)

In its green radio program, imec partners with industrial players to design the next-generation ADRES, targeting increased performance and improved power efficiency in deeply scaled CMOS.